We present a study on thick Si-rich nitride/polycrystalline Si/silicon oxide multilayer-stacks made by LPCVD and PECVD techniques. The pattern transfer into the multilayer-stacks is achieved by dry etching techniques such as SF 6 -based ICP plasma and the so-called Bosch processes. The steep profiles and high selectivity obtained for the developed processes allow us to design and fabricate complex MEMS devices which consist of multiple sacrificial and multiple locally doped Si or polycrystalline Si layers. A new etch-stop technique has been developed, which allows accurate stopping on any particular layer with the SF 6 -based ICP plasma etch process. In order to obtain freestanding structures for tribotesting purposes, the residual stress variation of thick undoped silicon oxide layers (obtained by various methods) has been studied for high temperature processing.
Introduction
The importance of the tribological studies at micro/ nano-scales arises from the quick spread of the MEMS devices in different areas. From biomedical applications to airspace industry, in all application fields the reliability of the MEMS [1] is crucial. One of the most important mechanisms is adhesion between contacting surfaces [2, 3] due to significant deviations from the classic tribological laws caused by extremely smooth surfaces. Consequently, experimental setups like pin-on-surface do not give appropriate conditions to study the micro-tribological phenomena.
Experimental adhesion [3, 4] , friction [5, 6] and wear [7] tests have been carried out on MEMS in the past, but there are considerable differences between the results of various experiments. The limited actuation possibilities or the assumptions with respect to the interpretation of experimental data may explain this. An ideal MEMS device that would enable all kinds of tribological tests should allow motion in any direction (figure 1). The simultaneous control of the translations is important for these test set-ups (e.g., adhesion study-only Tz; friction and wear under normal load-Tx and Tz, etc); however, this involves complicated fabrication process. New micromachining challenges arise as the MEMS device becomes more and more complex from structural and operating points of view. A device that can be operated as shown in figure 1 demands new solutions even if there are data available in the literature about the properties of the materials [8, 9] and their micromachining techniques [10] [11] [12] [13] [14] .
If simultaneous motions in different directions are needed, then the electrical circuits must be separated. In order to allow this, the change of properties during processing of available sacrificial materials has been investigated. The thickness of these layers is determined by the thickness of the structural layers, as well as by the vertical gap between different structures which are mechanically contacting each other only during operation (tribological tests). Another challenge we faced during surface micromachining of complex structures is the elimination of misalignment between structures, needed to protect various materials during fabrication (e.g., releasing) and operation. As an example figure 2 shows a silicon oxide layer enclosed between a polycrystalline Si (polySi) and a capping Si-rich nitride (SiRN) layer. The device is an outof-plane actuator driven by the mismatch of the linear thermal expansion coefficients of the materials during resistive heating. The performance of the multimorph actuator depends on its geometrical characteristics and the properties of the materials. It can deliver a couple of hundreds of µN at a few µm displacement [15] .
Undoped silicon oxides as sacrificial material for multilayer-stack
Complex MEMS devices often need separate electrical circuits for simultaneous actuation, without short-circuiting between them. The electrical circuits can be isolated from each other either by inserting dielectric materials or by using local doping techniques. The first would further complicate an already complex fabrication process by depositing and etching additional materials, which also cause stress-related problems, while the second method requires appropriate choice of materials for high temperature processing. Since phosphorous silicate glass (PSG) as a sacrificial layer is not suitable for local doping multiple Si or polySi layers because it provides global (wafer-wide) doping, solid source dotation (SSD) of boron was taken as the technology to obtain (locally) doped polySi. The residual stress change of undoped silicon oxides was investigated for processing up to 1100
• C, the temperature that is required by the diffusion of the B into the Si/polySi in order to obtain a uniform distribution throughout 2 µm thick layers.
There are some drawbacks of silicon oxides, no matter how they are deposited. LPCVD TEOS based silicon oxide (table 1) cracks if a thickness of 1.8 µm is exceeded, but we observed that it is also critical to deposit layers thicker than 1.4 µm if a process step follows which requires temperatures above 800
• C. Very large bow of the wafer is the result of PECVD (SiH 4 -based) silicon oxide or silicon oxide obtained by wet oxidation at 1150
• C of a polySi layer deposited at 590
• C (WOX) due to high compressive residual stress. As a consequence, no accurate pattern transfer can be applied without additional treatments. The WOX silicon oxide exhibits rather rough surfaces (R a 4.5-6.5 nm for a 2.5 µm thick layer) which act as a mould for the next structural layer. Nevertheless, all these silicon oxide layers have several interesting features. First of all they are no doping sources for Si or polySi. The PECVD silicon oxide does not crack during annealing. Moreover, the compressive stress is released to a certain fraction (table 2). The WOX silicon oxide is very stable during processing; once it has been obtained, the stress variation is within narrow limits and the layer does not crack.
Furthermore, it has good step coverage, similar to LPCVD silicon oxide. The stress in LPCVD silicon oxide is tensile but small, and the stress effect on the wafer bow is compensated due to double-sided deposition. The deposition parameters of the materials are listed in table 1. Experiments showed that the combination of PECVD and LPCVD deposited silicon oxide layers has ideal properties for use as sacrificial layer. The PECVD silicon oxide loses its high compressive stress due to the deposition temperature of the LPCVD silicon oxide, which acts as an annealing step. Additionally, the LPCVD silicon oxide layer confers good step coverage. The residual compressive stress still left in the PECVD silicon oxide compensates the tensile stress of the LPCVD silicon oxide layer and prevents crack formation. It was observed that a 1.6-1.7 µm thick LPCVD silicon oxide layer on the top of 1 µm PECVD silicon oxide did not crack even after 3 h annealing at 1100
• C. If a sacrificial layer thicker than 2.5 µm is required, then a PECVD silicon oxide layer can be deposited on the top or the thickness of the first PECVD silicon oxide can be increased. Both cases have been explored up to a limit of 3.0 µm thickness. The properties can easily be estimated because the PECVD silicon oxide gives the dominant properties for processing up to 850
• C. A comparison of the wafer bows of 1100
• C annealed PECVD silicon oxide and silicon oxide stacks (backside LPCVD silicon oxide removed) with the same thickness showed no important difference. The explanation is that the compressive stress is built up when silicon oxide is cooled down from temperatures that exceed its softening point and the different silicon oxide layers will have similar structures. Table 2 shows the residual stress and wafer bow change of various silicon oxide layers; the + and -signs indicate compressive and tensile behavior respectively. The spread in results is smaller than ±7% of the average values presented in the table.
The tensile stress in LPCVD silicon oxide increases after annealing at 800
• C while the tensile stress of the 'as deposited' status turns to compressive after annealing at 1100
• C, which can be a reasonable explanation why cracking enhances significantly for the latter case. In contrast, the high compressive stress of the PECVD silicon oxide releases to half after annealing at 1100
• C and to about one-third at 800
• C. The WOX silicon oxide seems to be the most stable during temperature changes.
Directional etching
MEMS structures (e.g., sealed cavities, bi-or multi-morph elements) often require straight walls and very good alignment due to narrow structures (couple of µm) and small gaps between structures (down to 1 µm). Therefore, we developed recipes for directional etching of SiRN-polySi-silicon oxide multilayer-stacks with the so-called Bosch process, recipes for etching thick silicon oxide layers with SF 6 -based ICP plasma etch process and an etch-stop technique that allows accurate stopping on any particular layer with the latter process.
Directional etching of thick multilayer-stacks
SiRN-polySi-silicon oxide thick multilayers can be etched in one run or with the same mask in different steps specific to each of the materials. We carried out experiments to optimize various processes for the first case, because the processing sequence in the second case often gives problems during sacrificial releasing, for instance when silicon oxide is integrated in the device for structural purposes but due to the misalignment of the layers it is insufficiently protected. Another problem may arise during operation of the device, when the gaps between structures deviate from the designed ones.
Experiments have been carried out on various samples, which consisted of three layers deposited on a 100 mm p-type Si wafer, specifically a 2 µm thick PECVD or LPCVD silicon oxide, a 1.8 µm thick LPCVD polySi and finally a 0.5 µm LPCVD SiRN layer.
Various etching masks have been tested such as Cr, Cr oxide and positive photoresists. For the aforementioned stack a Cr layer was sputtered and patterned by wet etching. The quality of the edge of the Cr mask determined the topography of the vertical walls (figure 3), therefore its optimum thickness has been determined empirically, which is ∼30 nm.
We investigated directional etching of SiRN-polySisilicon oxide multilayer-stacks with the Bosch process [13] using the PlasmaTherm SLR Series shuttle-lock system. Perfect directional profiles have been obtained with the process parameters listed in table 3. Etch-stop accuracy of 4-5 nm can be achieved on silicon oxide if the non-uniformity of the layers is below 5%. This stopping precision is high due to the very low etch rate of the silicon oxide and good selectivity between silicon oxide/polySi. In figure 3 the comparison of the depth of two trenches with different widths denotes good etch uniformity. Furthermore, no notching is observed at the polySi/silicon oxide interface [16] . The etch rates of S19 the materials and the input parameters of the optimized Bosch process for multilayer-stack directional etching are listed in table 3. The directional etching of SiRN-polySi-silicon oxide multilayer-stacks with SF 6 -based ICP plasma (continuous) etch process is difficult to control due to the high ion energy which creates high etch rates and poor selectivity (table 5) . Stopping with high accuracy on a particular layer is not possible, unless additional etch-stop methods are used, which will be discussed in the next section.
Directional etching with continuous process
If thick layers have to be patterned, it is convenient to use a process with a high etch rate.
We developed recipes that allow etching up to 3 µm silicon oxide with thick photoresist (Olin 908-35) . The tests have been performed at low pressure to increase the mean free path of the ions for a more directional high energetic ion bombardment [14] . Figure 4 reveals that the tapered profile of the post-baked photoresist is copied into the material due to poor selectivity, which excludes the possibility of etching narrow, deep trenches. Experiments showed that the best silicon oxide/photoresist selectivity has been found for low substrate temperature and low CCP (table 4, recipes 3 and 4). Nevertheless, there are limitations given by the low ion energy, reducing the CCP will decrease the etch rate of the silicon oxide drastically.
The Cr etch mask allows etching rectangular shaped trenches with directional profiles as shown in figure 5 . With Due to the high etch rates of the examined materials additional etch-stop methods and endpoint detections have been investigated to improve the accuracy of stopping on a particular material. It has been observed that the self-bias voltage VDC changed when one particular layer had been etched through. The change is in the order of 1-2 V and it depends on the material. This method can be used as endpoint detection.
Using the recipe listed in table 5 we developed a new etch-stop technique which allowed us to stop accurately on polySi layer after silicon oxide has been selectively removed ( figure 6 ). This method can also be used for stopping on other materials such as silicon oxide, silicon nitride and Si, despite the poor selectivity between them.
The technique consists in sputtering a thin (∼30 nm) Cr layer on the layer on which the etch-stopping is required. This Cr layer efficiently stops etching, but we observed that Cr oxide layer is formed during silicon oxide deposition or annealing step when one or both sides of the Cr layer are in contact with silicon oxide. The Cr oxide layer also proved to be a good etch-stop, but it can cause limitations (in design or in further processing) if it is not removed. As figure 6(b) shows, the Cr or Cr oxide layer can be removed before the deposition of the top layer from the areas where it is not needed as etchstop, and after directional etching, the Cr or Cr oxide etch-stop layer can be removed by wet etching from the surfaces which have been etched free.
Results of the process development
The process developments presented above enabled the fabrication of the micro-tribosensor shown in figure 7 , which consists of a parallel-plate actuator, to bring the test surfaces into contact, two symmetrically placed trimorph actuators to pull the surfaces off, and a coupled hot-leg/cold-leg electrothermal actuator for in-plane motion.
Preliminary testing showed that the device is able to provide the designed motions at the expected performance in vacuum and in atmospheric conditions, thus allowing adhesion, friction and wear studies for various loading conditions in different environments. In order to allow the quantification of the measurements performed with the microtribosensor, the actuators have been characterized separately [15] . Having the tribosensor as a powerful tool (tens of µm displacements and hundreds of µN forces) we intend to investigate tribological phenomena for various materials (material combinations) used for the fabrication of MEMS devices.
Conclusions
We presented process development for a micro-tribosensor, which can provide coupled or decoupled in-and out-of-plane motions for various tribological investigations.
The residual stress change of undoped sacrificial silicon oxides has been investigated. By taking appropriate actions such as combining LPCVD and PECVD silicon oxides, the residual stress related problems can be minimized. Annealing PECVD, LPCVD or a combination of PECVD and LPCVD silicon oxide layers at 1100
• C gives almost identical compressive residual stress.
Perfect directional profiles have been obtained for etching multilayer-stacks with the optimized Bosh process.
The directional etching of thick multilayer-stack allows stopping on a particular layer with both the SF 6 -based ICP plasma and the Bosch processes. This can be achieved by using low ion energy, controlling the uniformity of the layers or with etch-stop methods such as additional stopping layers or endpoint detection with the bias voltage.
The developed processes enable the fabrication of complex MEMS devices such as the micro-tribosensor, consisting of multilayer-stacks and multiple locally doped polySi layers.
